In semiconductor manufacturing, the observed clustering of defects on a wafer has often led to the practice of discarding die from wafers, or parts of the wafer, that display a high incidence of failures. In recent work, we have formalized and re ned this process with the goal of minimizing test escapes during production testing. In the new approach, in evaluating the quality of test results for a particular die, test results for the die's neighbors are also considered. Among other results, it has been shown that by exploiting defect clustering information it is possible to bin dice following testing so as to separate out a high quality bin with defect levels up to an order of magnitude better than the average for the lot. In this paper we present the rst experimental results on the e ectiveness of die screening for a modern submicron CMOS process. The data comes from the SEMATECH test methods experiment conducted a t IBM on 18,466 from a production ASIC in 0.5m p r ocess.
Introduction
Screening based on the locality of defects has long been informally practiced in the industry whereby die from wafers, or parts of the wafer, that display a high incidence of failures are discarded. More recently we have re ned this approach such that test results for neighboring die on the wafer are also considered in evaluating test results for a particular die 1 . It has been shown 2 -4 that by exploiting information about defect clustering on the wafer, test cost can be optimized and low defects levels achieved for complex VLSI circuits. A particularly useful capability of this new approach is the ability to bin dice or chips following This data comes from the test thrust at SEMATECH, Project S121. The analysis here is the work of this university, the conclusions are our own and do not necessarily represent the views of SEMATECH or its member companies.
testing so as to separate out a high quality bin with defect levels due to test escapes up to an order of magnitude better than the average for the lot. Furthermore, such a strategy may also be able to screen for potential burn-in failures, thereby eliminating the need for expensive burn-in of bare dice. It is important to note that this proposed approach is orthogonal to other techniques for improving test e ectiveness e.g. increased fault coverage, addition of I DDQ tests, etc., and can likely screen for defect levels up to an order of magnitude better than can be otherwise achieved without exploiting defect clustering information.
Because of the di culty of obtaining defect map data from semiconductor manufacturers, the e ectiveness of this new approach w as initially established in 1 -4 through detailed analytical analysis. The mathematical models employed were based on widely accepted negative-binomial defect distributions rst introduced by Stapper 5 . Recently, we presented the rst experimental study to practically demonstrate the viability of the proposed approach based on test results from a few wafers from an older IBM bipolar process 7 . In this paper we present the rst results on the e ectiveness of die screening for a modern submicron CMOS process. The data comes from the SEMAT-ECH test methods experiments conducted by IBM on a production ASIC 144K gates in 0.5m process. The 18,466 CMOS die tested in this experiment provide an order of magnitude more data than the earlier bipolar study and for the rst time allows validation of the analytical models in 2 -4 .
The rest of this extended summary is organized as follows. Section 2 reviews the die screening approach based on defect clustering. Section 3 discusses the SEMATECH data, while in Section 4 we outline the experimental approach. Results are presented in Section 5. In Section 6 we discuss the experiment results and the validation of the analytical predictions. We conclude with Section 7.
2 Review of the Die Screening Approach
The basic idea here takes advantage of the fact that defect levels in tested components test escapes depend not only on the quality of the test applied, but also on the yield of the incoming components, i.e. how many of the manufactured components are good to begin with. Thus, if yield is very high, even a poor test will result in mostly good parts being shipped. On the other hand, if yield is very low, then a poor test will let through many faulty parts. For example, if yield is 90, even a poor test that fails to detect faults in 10 of the bad components will only let through, on average, one bad part for every 90 good parts; a defect level DL of 1.1. However, if the manufacturing yield is 10, then the same poor test will be applied to 90 bad parts out of every 100, and will let through 9 bad parts along with the ten good ones. In this latter case, using the same test, the defect level in the parts being shipped is 47, almost 45 times higher than in the rst case.
Because of the observed clustering of defects in semiconductor wafers, not all dice on a fabricated wafer have the same a priori probability of being defective if test results for other dice in the neighborhood are known. A die next to another die that is known to be defective has a higher probability of being defective, a n d a l o wer expected yield than a die with good neighbors. Now if dice that test good are binned based on these a priori yields, the di erent bins can be expected to display defect levels that re ect the incoming yield variations. Bins with high a priori yields will contain dice with low defect levels.
In the scheme described in 1 each die that tests good during the wafer probe test is binned into one of nine separate bins based on how many of the die's adjacent neighbors 0-8 on the wafer tested faulty. Although only dies that test good are binned, each bin can be expected to contain some faulty dies as a result of test escapes i.e. have higher defect levels. This is because, due to the clustering of defects, a larger fraction of dies with faulty neighbors are likely to be faulty to begin with when compared to dies with zero or only a few faulty neighbors. Assuming that the test is equally e ective in detecting faulty dies from all neighborhood classes, a larger fraction of faulty dice in the tested sample will result in a larger fraction of test escapes and therefore higher defect levels. Thus the nine bins containing the dies that tested good at wafer probe time can be expected to have signi cantly di erent defect levels depending on the extent of the defect clustering existing on the wafer. These di erent defect levels imply di ering likelihood of a random die being defective i n e a c h of the nine bins.
Analytical analysis in 3, 4 based on negative binomial yield statistics for typical values of defect density and clustering parameters has shown defect levels in the best bin up to an order of magnitude better than the average for the lot for large circuits. In 7 we present results from actual wafer test data collected at IBM for an older bipolar process. Dice were binned based on the results of a basic DC functional test. Test escapes were then uncovered using a more comprehensive test which included delay testing. It was observed that while all the bins taken together had an 8 escape rate, the best bin contained no test escapes at all. However, due to the limited amount of available data approximately 1200 good dice from 23 wafers binning only considered a dies North, South, East and West neighbors 5 bins; and even then the best bins were very sparsely populated.
The SEMATECH Data
Data for the experiments presented here comes from the SEMATECH Test Methods Evaluation" 6 study. This was an experiment to determine the relative merits of several test methodologies often used by SE-MATECH member companies and other IC manufacturers. The experiment was designed to determine the following: given X seconds of IC tester time, how should that time be optimally allocated among the various test techniques currently employed by IC manufacturers. As previously mentioned, the experiment was conducted by IBM on approximately 18,500 die from 75 wafers of a production ASIC 144K gates in 0.5m process. Four major test methods were selected that are in common use within the member companies. These methods were:
Functional test, e.g. design veri cation patterns Scan-based stuck-at fault tests Scan-based transition delay fault tests I DDQ tests Initially, each test was applied at wafer probe testing. Subsequent interest was mostly focused on the delta" dice. These were dice that had passed some tests while failing others. Dice which failed all tests were clearly of little interest. The same holds for dice that passed all four tests. The delta" dice were packaged along with an approximately equal number of dice which had passed all tests, the latter to form a control group. This resulted in the 4133 dice that were packaged and then tested again.
It is well recognized that tests performed at wafer probe are often not as reliable as those tests conducted after packaging because of the di culty of making good electrical contact at each of over a hundred bonding pads with the pins on the probe head. Apoorcontact can result in a good die failing a test because it is unable to provide the expected response to a test input. However, if a die fails all four tests at wafer probe it is highly likely to be bad. On the other hand, a die that passes all the wafer probe tests can be con dently assumed to be good.
For our analysis, we used the wafer probe test results for all dice that were not packaged. Since these were dice that consistently tested good or bad for all four tests, these results can be expected to be reliable. For the delta" dice, which were all packaged, if the die tested bad at wafer probe, but good post packaging, it was taken to be good at wafer sort. The faulty test result was likely caused by probe misalignment or a poor contact. On the other hand, if a die tested good at wafer probe but failed at the post packaging stage, it was still considered good at wafer sort since a good test result at wafer probe is expected to be reliable. The subsequent failure is likely caused by a packaging defect.
The Experiments
Following the method discussed above, a defect map was developed for each wafer, listing test results for each die. Figure 1 shows a typical wafer defect map. The legend indicates the several di erent possible results from the various tests for each die site. Dots indicate missing dice or locations for which test results were not available.
Based on these wafer maps data we constructed three experiments to study the e ects of defect clustering on test escapes. Recall that test results for four di erent tests stuck-at, functional, delay and I DDQ are available for each die. In the rst experiment we assume that only the functional test and I DDQ tests were run at wafer probe. This means that in addition to the $$ all pass die, all 1P failed delay exclusive, 1T failed stuck-at exclusive and 2B failed both delay and stuck-at tests will also be passed" as good. We can now look upon these dice marked as test escapes for a test comprising of the combined functional and I DDQ tests, and study how they are binned. All the die that passed the functional and I DDQ tests were assigned bins based on the 8 neighbor test results. Bin 0 then contains those die which passed the functional and I DDQ tests with no faulty dice again based only on functional and I DDQ tests among the die's eight adjacent neighbors; bin 1 dice have only 1 faulty neighbor; bin 2 dice have t wo faulty neighbors, etc. up to bin 8 in which the dice have all eight neighbors faulty.
The second experiment similarly assumes that only the stuck-at and I DDQ tests were run at wafer probe. Again, this results in all dice marked 1P, 1F failed functional exclusive and 2A failed both delay and stuck-at tests also being passed as good dice. These are considered to be test escapes in the subsequent binning.
Finally, in the third experiment w e assume that the only test not available at wafer probe time is the I DDQ test. In this case the I DDQ only failures constitute the test escapes. Since there were a large number of these, they provide signi cantly more data. The original SEMATECH study nominally used a nominal 5A current threshold to classify I DDQ failures. This tight threshold resulted in a substantial number of dice which otherwise passed all boolean tests but had an elevated I DDQ level. For our third binning experiment we raised the I DDQ threshold to a more conservative 100A. Therefore, dice which had a test result of 1I failed only the I DDQ test and had an I DDQ level above 100A w ere taken to be failures and constituted test escapes for the experiment while those dice which were 1I but had an I DDQ level of 100A or below w ere considered good dice.
After binning for each experiment based on the available wafer map data we investigate the di erent bins for the total number of test escapes out of the total number of dice in each bin to obtain defect levels.
Results
One of the decisions to be made before compiling the results is in the handling of dice for which some neighborhood test results are missing. All dice on the periphery of the wafer fall in this category, along with some internal dice as shown in Figure 1 . For the purpose of our experiments we considered these missing dice to be failures. This conservative decision was taken to eliminate the possibility of bad dice being placed in better bins because of a probabilistic estimate of unavailable test results for neighbors. Also, dice on the periphery of the wafer are known to generaly have a higher defect density, which further justi es our decision. Table 1 shows the results for a combined functional and I DDQ test when failures detected exclusively by the stuck-at and delay tests are considered escapes. Observe that the best bin, with all eight good neighbors, has only one test escape and a defect level of 0.17. The fraction of test escapes stuck-at and delay failures generally increases as the number of faulty neighbors for a bin increase, although there is a reversal for some bins. This is most likely a statistical aberration because of the small sample size. The overall defect level is 102 defective dice out of 11,881 or 0.86, which is 5 times that for the best bin. Table 2 shows the results when failures detected exclusively by the functional and delay tests are considered escapes. Again observe that the best bin has only one test escape and a defect level of 0.17. As seen in Table 1 , the fraction of test escapes functional and delay failures generally increases as the number of faulty neighbors increase, although there is a reversal for some bins. In this case the overall defect level is 56 defective dice out of 11,881 or 0.47, which is 2.75 times that for the best bin. Table 3 shows the results when failures detected exclusively by only the I DDQ tests are considered escapes. For this case the best bin ended up with 43 test escapes and a defect level of 3.45. The fraction of test escapes continues to increase through bin 7 with bin 8 having the only reversal. The overall defect level is computed as 766 out of 12,649 or 6.06, which is almost twice that of the best bin.
Discussion
Analytical analysis of the binning approach developed in 2 predicts a greater improvement in the best bin defect levels compared to the lot average for i greater clustering corresponding to smaller values of the clustering parameter in the yield models ii lower yields, and iii higher test coverage.
Since the entire binning approach rests on the clustering of defects on wafers, the improvement in the best bin quality with increased clustering is obvious. Intuitively, ii can be understood by noting that when yields are high, most die have many good neighbors and are therefore placed in better" bins. Hence the overall defect level for the lot re ects the defect levels in these relatively good" bins; the best" bin can only o er a limited improvement. On the other hand, if yields are low, most good dice have several faulty neighbors, and are therefore placed in relatively poor" bins. The best bin can now show a greater improvement in defect level over the average for the lot, which is mostly in uenced by the highly populated poor bins.
The yield for the SEMATECH circuits is relatively high -64 if I DDQ test results are included, and as high as 73 if the I DDQ only failures are considered functionally good dice. Observe i n T ables 1 and 2 that most of the dice are in the better bins; the median die in both cases falls in Bin 3, and Bin 0 contains 7-8 times more dice than Bin 8. Thus, while the best bin has a defect level almost 7 times better than Bin 8, it is less than 3 times better than the lot average in Table  2 .
For comparison, we h a ve included in Table 4 the results from the bipolar data presented in 7 . In this instance a DC functional test was applied at wafer sort and test escapes were those dice which failed more eloborate DC functional delay tests. Because of the limited data available, dice were placed in only 5 bins based on test results for North, South, East and West neighbors. However, the yield in this case was only 27. As a result, the best bins show a more signi cant improvement over the lot average.
A comparison of the Tables also validates the analytical prediction that the defect level improvement is greater for higher test coverage. The number of test escapes" is much higher in Table 3 where dice are binned on the basis of stuck-at, functional and delay tests, and all the 766 I DDQ only failures constitute the test escapes. This implies a relatively poor test coverage when compared to the 102 test escapes in Table 1  and 56 in Table 2 . Correspondingly, the improvement in defect level for the best bin when compared to the lot average is quite modest less than 2 in Table 3 .
Conclusion
The primary contribution of this paper is the analysis of actual submicron CMOS experimental test data to validate the potential of the defect cluster based die screening approach. Wafer defect maps for state of the art processes are very di cult to obtain for published studies; the availability of the SEMATECH experimental data has been invaluable.
The experimental study presented here has conclusively established the e ectiveness of defect clustering based strategies in screening dice and chips with very low defect levels. Because this approach is orthogonal to all other techniques for improving test e ectiveness, it can provide quality levels that cannot be achieved without exploiting defect clustering information. Defect level improvements of up to a factor of 5 can potentially be achieved for moderate to high yielding dice, and perhaps even more for large complex dice with low yields.
Observe that this screening approach is equally effective in screening out I DDQ failures as it is for DC functional failures and delay faults. This is because the underlying physical mechanism that our approach relies on is defect clustering. Defects, in general, can cause a range of faults with di erent manifestations. For this reason, binning can be expected to be equally e ective in screening dice for other fault types, such as "faults" that are likely to result in burn-in failures. 
